Front-end Circuit without Sample-and-holdAmplifier for Pipelined ADC

Chen Diping, Zhang Renzi, Cao Lunwu, Chen Zhuojun, Zeng Jianping

Abstract

A front-end circuit without Sample-and-Hold Amplifier (SHA) is presented for reducing power consumption and increasing input range of pipelined ADC. Removing Sample-and-Hold Amplifier and improving switching timing reduce the circuit power consumption，while improving the traditional switched-capacitor comparator inputs to make ADC achieve a 0-3.3V full supply voltage quantization range. The front-end circuit without Sample-and Hold Amplifier is verified in a low power 12 bit 50 MS/s pipelined ADC. The circuit is implemented in a 0.18 μm 1P6M process，and occupies a chip area of 1.95 mm2. The test results with a 5.03 MHz input wave under a sampling rate of 50 MS/s show that the ADC achieves a 64.67 dB signal-to-noise and distortion ratio (SNDR) as well as a 72.9 dB spurious-free dynamic range (SFDR)，while it consumes the power consumption of 65 mW.

 

 

Keywords:    pipelined Analog to Digital Converter (ADC),  Sample-and-Hold Amplifier (SHA)-less,  aperture error,   switched-capacitor comparator




Full Text:

PDF


References


MOHAMED M Y，HEGAZI E，EI-NOZAHI M. A 0.35 mW 8-bit 140MS/s asynchronous hybrid ADC for low energy radio applications [C]// 2019 36th National Radio Science Conference. Piscataway： IEEE，2019：315—323.

JEON B K，HONG S K，KWON O K. A low-power 12-Bit extended counting ADC without calibration for CMOS image sensors[J]. IEEE Transactions on Circuits and Systems II：Express Briefs，2018，65 (7)：824—828.

MATHUR S，DAS M，TADEPARTHY，et al. A 115mW 12 -bit 50 MSPS pipelined ADC[C]// 2002 IEEE International Symposium on Circuits and Systems. Piscataway：IEEE，2002：913—916.

CHEN T，PENG L L，LI H B，et al. A 2 -V 40 -MS/s 14 -bit pipelined ADC for CMOS image sensor[C]// 2015 IEEE 11th International Conference on ASIC. Piscataway：IEEE，2015：1—4.

OHHATA K，HAYAKAWA D，SEWAKI K，et al. A 900-MHz，3.5- mW，8 -bit pipelined subranging ADC combining flash ADC and TDC[J]. IEEE Transactions on Very Large Scale Integration (VLSI)Systems，2018，26 (9)：1777—1787.

ZHOU Y，XU B W，CHIU Y. A 12-b 1-GS/s 31.5-mW time-interleaved SAR ADC with analog HPF -Assisted skew calibration and randomly sampling reference ADC[J]. IEEE Journal of Solid-State Circuits，2019，54 (8)：2207—2218.

YANG H，HE Y G，HUANG J Y.A 10-b 150MHz pipeline ADC in 0.25 pm CMOS[J]. Journal of Hunan University (Natural Sciences)，2010，37 (8)：45—48. (In Chinese)

WU H J，CHEN Z H，YU Z G，et al. A 12-bit 250MSPS pipeline ADC with 4Gbps serial output interface[C]//2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology. Piscataway：IEEE，2016：1464—1466.

OKUNO K，OBATA K，KATO T，et al. An 800 -MHz 8 -bit high speed SAR ADC in 16nm FinFET process[C]//2017 IEEE International Meeting for Future of Electron Devices，Kansai. Piscataway： IEEE，2017：24—25.

LIU H Z，LIU M L，ZHU Z M. A 12-bit 200MS/s pipelined-SAR ADC in 65-nm CMOS with 61.9 dB SNDR[C]//2019 IEEE International Conference on Electron Devices and Solid-State Circuits. Piscataway：IEEE，2019：1—2.

YU J H，YIN L. Design of an ADC with the submicron process for micromechanical accelerometers[J]. Journal of Xidian University，2019，46 (3)：140—147. (In Chinese)

CHO J K. A 2.24-mW，61.8-dB SNDR，20-MS/s pipelined ADC with charge-pump -based dynamic biasing for power reduction in Op AMP sharing[J]. IEEE Transactions on Circuits and Systems I： Regular Papers，2017，64 (6)：1368—1379.

XU W G，GAOYF，LIU X D，et al. A 18 mW 12 bit 50MS/s SHAless pipelined ADC[C]//2017 IEEE 12th International Conference on ASIC. Piscataway：IEEE，2017：776—779.

WANG C W，WANG X，DING Y，et al. A 14-bit 250MS/s low-power pipelined ADC with aperture error eliminating technique[C]//2018 IEEE International Symposium on Circuits and Systems. Piscataway：IEEE，2018：1—5.

ZHANG L D，WEI J H，CHEN Z H，et al. Front-end circuit without sample-and-hold amplifier for 16bit 125MS/s ADC [J]. Journal of CAEIT，2018，13 (3)：331—334. (In Chinese)


Refbacks

  • There are currently no refbacks.